LECTURE NOTES

ON

COMPUTER SYSTEM ARCHITECTURE(3RD SEM,CSE)

PREPARED BY

SUNITA MAHAPATRA

SR.LECT. IN DEPT.OF CSE (PKAIET, BGH)

CONTENTS

1. Basic structure of computer hardware

- Basic Structure of computer hardware
- Functional Units
- Computer components
- Performance measures
- Memory addressing & Operations

2. Instructions & instruction Sequencing

- Fundamentals to instructions
- Operands
- Op Codes
- Instruction formats
- Addressing Modes

3. Processor System

- ➢ Register Files
- Complete instruction execution
- Fetch Decode Execution
- Hardware control
- Micro program control

4. Memory System

- Memory characteristics
- Memory hierarchy
- RAM and ROM organization
- Interleaved Memory
- Cache memory
- Virtual memory

5. Input – Output System


- Input Output Interface
- Modes of Data transfer
- Programmed I/O Transfer
- Interrupt driven I/O
- 🕨 DMA
- I/O Processor

6. I/O Interface & Bus architecture


- Bus and System Bus
- Types of System Bus Data Address •Control
- Bus Structure
- Basic Parameters of Bus design
- SCSI
- ► USB

7. Parallel Processing

- ➢ Parallel Processing
- Linear Pipeline
- > Multiprocessor
- Flynn's Classification



main memor > EK: - primary memory / * ROM * RAM * PROM * SRAM * EPROM * DRAM 191.62 * EE PROM -> EK: - lecondary memory / Auxillary memory magnetic tape, magnetic drek, hard diek floppy dieks, cD- ROM etc .-Arithmetic and logic unit :- Most computer openations are received in ALU of the processor. openations line addition, Sub, mul, division or comparison of numbers is initiated by bringing the nequined openands into the processor, where the openation is performed by ALU ->when openands are brought into the processor they are stoned in high speed storage clements called negretors. -> Each negleter can store one bit of data. output unit :- The output unit lend processed negults to the outside world. The most samilier of devices are a monitor on printer, Speaker etc. control unit :- The control unit controls all the operations of the computer. It guides the memory unit, I/o unit, ALU. -> The I/o openations are controlled by the timing signals which is generated by the control units. -> Timing signals are signals that determine when a given action is to take place. -> Data, transfers between the processor and the memory are also controlled by the control unit through timing signals. * The openations of a computer can be briefly described as: > The computer accepts information in the form of programs and data through an input unit and stores it in memory. -> Information stoned in the memory is fetched, under program control into an arithmetic and logic unit where it is processed. -> precessed information leaves the computer through an 0/9 unit -> All activities inside the machine are directed by the control unit. Basic openational concepts :- In addition to ALV and CV, the Processor contains a no. 15 neglisters used for several diff. purpose -> The instruction negreter (IR) hills the instruction that is currently being executed. -> The program counter (PC) is a register containy the address of the next instructions to be fetched from memory > processor also having n-reneral purpose neglepting.



> MAR and MOR are two negleters performs communication with the memory.

> MAR holds the address of the location to be accerted. > MDR contains the data to be written into or nead out of the addressed location.

> programs neside in the memory and usually get there through the input unit. Execution of the program starts when the pc is set to point to the set instructions of the program. Then the contents of the PC is transferred to MAR and a read signal is sent to memory.

→ Then the addressed word is read out of the memory and loaded info the MDR, next the contents of MDR are transferred to IR > At this point, the instruction is ready to be decoded and executed. > If the instruction involves an openation to be performed by the ALU, it is necessary to obtain the nequined openands. > If openands are reside in memory then that could be obtained by the hame way as the instructions.

→ After obtaining the operand then the ALU perform the openation and then the negaliter by sent back to the memory through a write signal and through the MOR and MAR.

Generation of computery


Finit guerenation (1942-1955) :- First guerenation computers were marked by use of naccum tubes.

-> purched cards was common ip media.

> 1009 are written in machine level language.

> These computers suffers from the drawbacks like large size, slow speed, heavy heat generation, high power consumption, less accuracy. Second generation (1956-1965) :--> we of transietors in place of vaccum tubes. -> use of transietor reduces the size and cart. -> Reliability is also high. -> EX: - IBM - 1400, IBM - 7000 -> High level languages like FORTRAN, COBOL Third generation (1966-1975) 1--> Here we of IC (integrated circuits) are there. IC is a chip containing a notor negleters, transferors and capacitors. -> size is smaller and speed becomes paster. -> EX: IBM -360. > COBOL, BASEC, PASCAL Prog. languages are used. Fourth generation (1975 - Onwards) > we of LSE and VLSE techniques and also microprocessor -> small size, lower cost, taster and high reliability. > New s/w are used. -> Floppy discus and optical discus are used in these computery. Fifth generation -> These computers are characterised by use of parallel processing & prevence of artificial intelligence. > we of hard ducks, CD-ROM are there. comparent Introduction to program translation Aspembler : - Aspembler is a program that translates the accembly language to machine level language so that the computer can carry out the instructions. go aremably larguage programmers are short letter codes. compilery : - It is a burton \$100 that is used to translate high level larguage to machine level language. Interpreter 1- gt is also a busen by that is used to convert high level language to machine level language. -> Translates entire prog. at a time. -> Translates the prog. line by compiler -> uses less memory. -> require more memory. > It error is encountered execution > If error is defected Stops but provious statements nothing be executed. are already executed -> Exection time & left. -> excution time is more.

Bas anchitecture: - A typical digital compater has many regulers and paths must be provided to transfer information from the neglicer of another. > An efficient reheme for transferring information beforeen negisters in a multiple-negleter consiguration is a common bus energen-> A bus etructure crusters of a set of common lines, one for each bit of a negtorer; through which bloary information by transferred one at a time. -> control lignals determine which negtuter is deleafed by the buy during each particular negliter transfer > Typically, a hus consists of multiple communication pathways or lines. Each line is capable of transmitting signals representing binary 1 and binary 0. > computer suckens contain a no. of different buces that provide pathways between components at various levels of the computer lusters hoeranely. > A bus that connects major computer components (processor, memory, I/O) is called a huter bus. Bus structure : - A sustern has constants, typically of from about 50 +0 100 separate lines. Each line is assigned a particular meaning or function. -> on any bus the lines can be classified into 3 functional groups. Date me address hus, data hus and control my. The data lines provide a path for moving data hetween huten modules. These lines are collectively colled the data hug. > The no. of lines being refferred as width of data hus. Each line can carry only 1 bit of data at a time. Addness bus : - The address lines are used to designate the source or destination of the data on the data bus. For e.g., if the processor wishes to read a word of data from memory, it puts the address of the desired word on the address lines. control hus :- The control lines are used to control the access to and the use of the data and address lines. > control fignals transmit both command and timing information between butter modules. Typical control lines include the following: memory write : - causes data on the buy to be written into the addressed location. : - causes data from the addressed location memory nead to he placed on the hug. I/o write : - causes data on the hus to be 9/p to the addressed I/o part.



→ A simple armangement to connect I/o devices to a computer is to use a single hus armangement. The bus enables able the devices connected to it to exchange information. → Each I/o device is assigned a unique let of addresses. When the processor places a particular address on the address lines the device that necognize the address necessary to the commands the device that necognize the address necessary to the commands insued on the control lines. → The processor nequests either a read or a write openation and the nequested data are transformed over the data lines. He nequested data are transformed over the lata lines. → when the I/o devices and the memory share the same → when the I/o devices and the memory share the same when the I/o devices and the memory mapped I/o. address space, the arrangement is called memory-mapped I/o.

and the should be and a provide the second of the second second of the second s

and the art offer lange and the second the state

partie back they is the second on the formation of the second of the sec


Mana la 11 marrie Jacob and and a start

Manda and I at the should be dealer all a feel

a bale land all the trade of the set of a state allow At the

Black and Inc. Repaired and

a set into a distance in the law of



leleet <u>9/2</u> SI SO Y
0 0 IO 0 1 II < Function table
1 0 Ia
1 1 Is and a selection g/p
> Here It has y inputs IO, II, IZ, IZ and to one 3/p OF an
> Here It has 4 inputs TO, II, IZ, IZ and & Relection 9/p So and S, and the 4 9/pS are applied to one 3/p of an AND gate. AND gate.
So and S, and the devoted to helpert a particular AND gate. AND gate. -> SI and SO are decoded to helpert a particular AND gate. -> The 9/P & OF the AND gates are applied to a stagle -> The 9/P & OF the AND gates are applied to a stagle -> The 9/P & OF the AND gates are applied to a stagle -> The 9/P & OF the AND gates are applied to a stagle
> The 0/0 1 OF the AND gates are applied
> The 0/P is of the AND gates are applied of . OR gate to provide the single 0/P. OR gate to provide the single 0/P.
> The 0/P & OF the northe single 0/P. OR gate to provide the single 0/P. Decoders: - A decoder is a combinational circuit that converts binary Decoders: - A decoder is a combinational circuit that converts binary Decoders: - A decoder is a combinational circuit that converts binary
information outputs. If the n-bit coded into less than an outputs.
OR gate to provide to a combinational circuit that converts they Decoders: - A decoder is a combinational circuit that converts they information from the n coded i/ps to a maximum of an unique outpute. IF the n-bit coded information has unused unique outpute. IF the n-bit coded information has unused bit combinations the decoder may have less than an outputs. bit combinations the decoder may have less than an outputs. bit combinations the decoder may have less than an outputs. Dit combinations the decoder may have less than an outputs. Dit combinations arit. The ALU is the part of the computer that Arithmetic and logic unit. The ALU is the part of the computer that Arithmetic and logic unit.
Arithmetic and rithmetic and logical operations of the unit.
monitery, many in the molection when
the ALU FOR its proceeding and then the the logic devices ALU is haved on the use of simple digital logic devices ALU is haved on the use of simple boolean
-> ALV is haved on the use of simple digital logic devices that can stone binary digits and perform simple boolean logic operations.
logic operations.
Ahitters > FLEGYS
unit complementery regretery
registers and the negality
> poto are inevented to the ALV in negretery, me
peginters > Data are inevented to the ALW in negliciters, and the negalists of an operation are stoned in negliciters. of an operation are stoned in negliciters. There negliciters are temporary storage locations within the > These negliciters are temporary storage locations within the
> There registers are temporary thorage wanted the ALU. processor that are connected by signal paths to the ALU.
processor that and Deo lef flages as the reputt of an open
For e.g. an overflow filage (condition code) is lef to 1 if the result of a computation exceeds the length of the neglefter into which it is to be stoned.
nobult of a difference
into which it is to be stoned in neglicity within the The flag values are also stoned in neglicity within the
processor. In all the control the openation of
> The control unit provides signals that control the openation of the ALU and the movement of the data into and out of ALU.
the ALU was in the

$\frac{1001(-7)}{-1011(-5)} \Rightarrow \frac{1001}{+0101}$ $\frac{1001(-5)}{1110(-2)}$
(S. 1011 (-5)
$\frac{1110}{01001}$ (-7)
Instruction formals: - A computer will usually have a variety of instruction code formals. It is the function of the control unit within the cry to inserpret each instruction code and provide the necessary control functions needed to proceed the instruction.
> The format of an intraction of the bits of the inefruction of nectangular box symbolizing the bits of the inefruction of they appear in memory words or in a confrol negreter. They appear in memory words or in a confrol negreter.
called Fredes.
Auration cole frend in a
* An address field that designates a merrory marcines of
* A mode field that matines the may the opening
> The opcode field of an infrancefion is a group of bits that define various processor openations such as add, subtract, complement,
and shift. The bits that define the mode shald of an inffruetion code specify a variety of alternatives for choosing the openands
From the given address. > Openations specified by competer instructions are executed on > openations specified by competer instructions are executed on Some data stoned in memory or processor negrispens. openands some data stoned in memory or processor negrispens. openands nesiding in memory are specified by their memory address.
-> openands nesiding in memory are specified with a register address. A neglister address by a binary number of K bits that defines
reghters to through R15 wild have a register address freda of four bits. The binary normher 0101 designate negister R5.
> compatents may have instructions of levenal different lengths containing varying no of addresses. The no of address fields in the instruction formal of a computer depends on the internal organization of its negleters.

> more computers fall into one of three types of CPU organization. * Ringle accumulator organization.

* General negreter organization

* stack organization:

Single Accumulator organization : ______ Here all openations are performed with the accumulator neglister. The instruction Formal in this type of computer uses one address field.

EX: - ADD X Here X is the address the openand. The negalit of this will be AC + AC + M[X]

AC > Accumulator negleter

MCXJ > Memory word located at address X. General neglifer organization: - The instruction format in this type of computer needs three negliter address fields.

<u>EX:</u> ADD RI, Ra, R3 The no. of degdiffer could be neally: RI < Raths neduced to two if the destination neglister is the same as one of the source neglistery Day & C. P. + P.2

ADD RISRA neult: RI < RITRA

Stack organization : The stack organized computers with Stack organization would have push and pop instructions which require an address field.

EK: - PUSH X will push the word at address X to the top of

The instruction in a stack computer consists of an operation the instruction in a stack computer consists of an operation code with no address field. This operation has the effect of popping the top & numbers from the stack, adding the numbers and pushing the sum into the stack.

> There is no need to specify openands with an address field since all openands are implied to be in the grack. Types of instructions

Three address Instructions : - computery with three address instructions formals can use each address fields to specify either a processor negister or a memory spenand.

$$EK \quad X = (A+B) * (C+D)$$

ADD R_1, A, B $R_1 \leftarrow MCAJ + MCBJ$ ADD R_2, C, P $R_2 \leftarrow MCCJ + MCDJ$

MUL X, RI, RA MEXT CRITRA

It is assumed that the computer has a processor negistery R1 and R2. The Rymbol MCA] denotes the openand at memory address Rymbolized by A.


> The advantage of the three - address format is that it results in there programs when evaluating arithmetic expressions.

-> The dreadwantage he that the line could have he is in
> The disadvantage is that the binary-coded instructions require
the fund of the meeting three analysis
Two-Address instructions: - Two-address instructions are the
inter computer i terre again mark addused
Eleld can begity either a processor near box an
Field can specify either a processor negreter or a memory word.
$\underline{EK} := X = (A+B) * (C+D)$
MOV RILA RIEMCAJ
ADD RUB RICRITMCB]
ADD RIJB RIERIEMCBI MOV Raje RaEMCCJ MOV Raje RaEMCCJ
MOV RAIC RAEMECJ
ADD RAID RAERAFMLED
AUL RURA KI NITIA
ADD RAID $R_1 \leftarrow R_1 \neq R_2$ MUL RIIRA $R_1 \leftarrow R_1 \neq R_3$ MOV XIRI $M \sqsubseteq X \land R_1$
The mov intruction moves or transfers the operands to and
and manary and proceeder negletens. Here the neglistics
From hat both lource and destination where the netwer of
considered as born secorned.
The mov intruction moves or transfers the operands to and From memory and processor negleters. Here the negleter is considered as both source and destination where the negalt of the operation is transferred.
one - Adness Instructions !- one - address instructions all and
the openation is transfermed. One - Address Instructions :- one - address instructions are an accumulator (Ac) negliger for all data manipulation. For nul and accumulator (Ac) negliger for a second negliger. However, here we
accumulator (AC) negliger for all data manipulation of the we divide ion there is a need for a second negliger. However, here we will neglect the second negliger and agrume that the AC contains will neglect the second negliger.
division there is a need to make and accume that the AC contains
will replect the second negotics and amend in
the regult of all openations. He regult of all openations. X = (A+B) * (C+D)
the regult of all openations. AC < MCAJ X = (A+B) * (C+D)
He regult of all operations: EK : LOAD A AC \leftarrow MCAJ $X = (A+B) * (C+D)$ ADD B AC \leftarrow AC $+$ MCBJ $X = (A+B) * (C+D)$
ADD B HE IS ALL
STARE MLII .
LOAD C. AC & M[C]
12 1 10 10 10 7
ADD D $AC \leftarrow AC + MCD]$ MUL T $AC \leftarrow W AC + MCT]$ STORE X $MCXJ \leftarrow AC$
MUL T ACE WICH MC
STORE X MEXI < AC negutery and a
All openations are done between the Ac negutiens and a
And openations in a the address of a temporary of
memory openand. I is the car storing the informediate
All openations are done between the the temporary memory openand. T is the address of a temporary memory location required for storing the intermediate
necults. Zero-address Instructions: - A stack-organized computer daes not use an Zero-address Instructions: - A stack-organized computer daes not use and pop
thread Tastructions : - A thack - organized computer days not all an
Zero-address Instructions : - A track-organized computer ones not and pop address field for the instructions ADD and MUL. The PUSH and pop
addness field for the infruetions had duess field to specify the infruetions, however, peed an addness field to specify the
here of igns, however, need an address freed to multip in
intructions, however, need an address track to the stock. openand that communicates with the stack.
openand that (1+0) * (C+D) TAR - TOP OF the Stock
openand that communically alter in TOS - TOP of the stock <u>EK!</u> X = (A+B) * ((+D) TOS - TOP of the stock
PUSH A TOS A HOUR
PUSH B TOST B
ADD $TOS \leftarrow (A+B)$
PUSH C TOS C
$\Phi \rightarrow 20T$ Φ H2Uq
$\Phi \rightarrow 20T$ Φ H209
ADD $TOS \leftarrow (C+D)$

2 (140)
MUL TO $s \in (c+p) * (A+B)$
POP X MORI & TOS to this type of computer
> The name is zero address " is given to this type of computer > The name is zero address " is given to this type of computer because as the absence of an address field in the
OCCUMA IF THE POPULATION OF
POMPHENDER CONTENT
ATTA Experience in the second of a represent KICC
preserves is nectricited to the use of load and me
> A program for a RISC - type CPU constats of LOAD and STORE
and show his half of the state
with all three specifying processor negletens.
X = CATB) * (C+D)
LOAD RIJA RIEMCAT
LOAD RAJB RAEMEB
LOAD RZ, C RZ EMLS
IMAD RUJD RUKMLD
ADD D. IRILRO RICKIING
ADD R3, K3, RW K3CNJTM
MUL RIJRIJRS RIK RIXR3
STORE X, R, MEXI < RI
- 0 0 memory to
and modeline. Add and MUL operations are execute in negoticity
and the negalit is then stoned in memory with a
store instruction.
All when nodes . To man the operands are choosen during program
Die to the address on the addressing more of the contraction
-> The addressing mode specifies a rule for the pherone the modifying the address field of the instruction before the openand is actually referenced.
> computers use addressing mode techniques for the purpose of accommodating one or both of the following provisions: - accommodating one or both of the user by providing
-> computers will addressing both of the following provisions ! -
accommodel gramming vergetility to the user by providing
* To give pointers to memory, counters for loop contral
> computers all address both of the following provisions: - accommodating one or both of the following provisions: - # To give programming veneatility to the user by providing the facilities as pointers to memory, countery for loop contral such facilities as pointers to memory, counters for loop contral indexing of data, and program relocation. indexing of data, and program relocation.
surgence lan cycle has three mars.
* Fetch the instruction from memory.
* Decode the instruction
* Execute the instruction.

and the first sector is the sector of the
Topcode mode Address
(Instruction Formal with mode Field)
Instruction format with house is becaused of
-> The openation code specifices the openation to be performed.
> The mode theld is used to locate the openands needed for
Mr. Anna Nrd
- is all he sufficient and it may designed
a processo refine
> more addressing modes modify the address field of the instructions, but these are two modes that need no address instructions, but these are two modes that need no address
> more addressing model moders the wastres need no address
instructions. But these are two modes that immediate mades.
rieve and the the impliced and contractions
Trankled mode '- To the mode the openands are specified
implicitly in the definition of the instruction.
mplicitly in the definition of the instruction. -> zero-address instructions in a stack organized computer -> zero-address instructions in a stack organized computer
implied to be on top of the stack.
Immediate mode : - Here openand is specified instruction has isself. In other works, an immediate -mode instruction has
Helt - In other works, an immediate field.
an openand sheld nether than an addness sideld.
- The made metruetions are after for mining
I I I A ARANNA AN IN THE THE IS IN
a negreter theild in the instruction. A k-bit theild can
a negrated france in the medicity.
specify any one of all negligers.
Register Indirect mode :- In this mode the instruction specifies a
I TO OTABAL AND THE AUTOMOS VI THE
spenard in memory. In other when the openand itself. the address of the openand nather than the openand itself.
the address. Of the openand nather than the openand intervention is that -> The advantage of a negister indirect mode instruction is that -> The advantage of a negister indirect mode instruction is that
-> The advantage of a high find well fearer bits to beleet
-> The advantage of a negliter inscreet mode instruction to beleet the address field of the instruction used fewer bits to beleet
a negreter then would nove much require
addrees directly. <u>Autoincrement or Autodecrement mode</u> : - It is similar to the negleter <u>Autoincrement or Autodecrement mode</u> : - It is similar to the negleter <u>Autoincrement or Autodecrement incremented</u> or decremented indirect mode except that the regileter is incremented or decremented indirect mode except that the regileter is incremented or decremented after its value is used to accell memory. after its value is used to accell memory. <u>After its value is used to accell memory</u> .
The stand over the inter the second
indirect more is used to accell memory.
after its value is used to accell memory. after its value is used to accell memory. Some > It was the increment or decrement instructions. Some
> It will the and and that automaticating
computers incorporate a special more that the negliter after increments or decrements the content of the register after
convenients on accret
Effective Address: - The effective address is defined to be the memory
Effective Address: - The effective address is derived by the given address obtained from the computation dictated by the given
address obtained from the compatibility address is the address of the
ust i cost

operand in a computational type instruction. Dinect Address mode :- Here the effective address is equal to the address part of the instruction. The openand resides in memory and its address is given directly by the address field Indirect address mode : - Here the address field of the inffruetion gives the address where the effective address is stoned in memory. -> control setches the instruction from memory and uses its address part to accels memory again to nead the effective address. -> The effective address in these modes its obtained from the following computation. effective address = address part of instruction, to content of CPU negliciter. Relative Address mode: _ Here the content of the program counter is added to the address part of the instruction in order to obtain the -> The address part of the instruction is usually a signed number which can be either positive or negative. > when this number is added to the content of the program counter, the regult produces an effective address whose position in memory is relative to the address of the next instruction. Indexed Addressing mode : - In this mode the content of an index register is added to the address part of the inffreeefion to obtain the effective address. > The index negleter is a special cru negleter that contains an index value. The index negliter stones the infance between the beginning address and address of the openand in the array. Base hegister Addressig Mode :- In this mode the content of a base negotier is added to the address part of the instruction to obtain the effective address. -> It is similar to the indexed addressing mode. The base negotier contains the back address and the address field of the instruction gives a displacement relative to this have address. -> It is used in computers to fascilitate the relocation of programs in memory. Control unit : - The timing for all negleters in the basic computer is controlled by a master clock generator. -> The clock pulses are applied to all thip-thops and negretery in the suction, including filip-filops and neglicitiens in the control with > The control signals are grenerated in the control unit and provide control inputs for the multiplexens in common bus, control inputs in processor negliters and microopenations for the accumulator.



> The M-bit Requence counter can count in binery from a through 15.


The outputs of the counter are decoded into 16 timing signals To through Tis. > most of the time, the counter is incremented to provide the Requerce of timing signals out of 4×16 decoder. > when the counter is cleaned to 0, the next active timing signal will be To. when se is incremented then the timing signals will be To, Tro, Ta, T3, Ty in Lequence. > Initially, the CLR ip of SC is active. To clock of Te TI. Th T3 Da SC Example of control timing signals -> The tings positive transition of the clace cleans SC to 0, which in turn activates the timing signals To out or the decoder. To Is active during one clock eyale. > so is incommented with every the clock transition, unless its CLK input by active. This produces timing signals To, TI --- TIS and > A memory read or write cycile will be initiated with the riging edge of a timing signal. It while he assumed that a memory cycle time is left than the clock cycle time. > scording to the accomption, a memory need or write cycle initiated by a timing signal will be completed by the time the next clock goes through its positive transition. > The clock transition is then he used to load the

memory word into a negleter.

MEMORY ORGANIZATION chapter-3

Memory :- The memory unit is an electrical component in any digital computer since it is needed for storing programs and data. There are
computer since it is needed for storing programs and data. There are
broadly 2 types of memory are there.
* main memory * Auxidelary memory
Main MEMOTY: - The main memory by the central storage unit in a computer
luction. It can communicate directly with the CPU. > It is relatively large and fast memory used to store programs and
data during the computer openation. It is haved on remiconductor IC.
-> main memory consists of 2 parts RAM IC chips and ROM chips.
-> RAM :- Integrated circuit RAM chips are available in two passible
Provide Provide and dung mic.
SRAM: - The effortic RAM consists of information remains valid as long binary information. The stoned information remains valid as long
as power is applied to the unit. It is easter to use and has there in had and power is applied to the unit. It is easter to use and has there is nead write cycles.
DRAM : - The dynamic RAM stones the binary intermeters are
electric changes that are applied to capacitors. The stoned change on the provided inside the chip by MOS transitors. The stoned change on the
capacitons tend to encenarge with note the dynamic memory. periodically nechanged by netreching the dynamic memory.
. I wowary offery reduced power criteria
-> The dynamic metric,) a single memory chip.
ROM (need only memory): - ROM is used for storing programs in
permanently resident in the computer. -> It contains a permanent pattern of data that can't be changed. -> It contains a permanent pattern of data that can't be changed. -> A ROM is nonvolatile, that is no power source is negurined to maintain the bit values in memory. maintain the bit values in memory.
-> It contains a permanent pattern of data that any neguined to
-> A ROM is nonvolatile, that is no pour site and the big his
> A ROM is nonvolution in memory. maintain the bit values in memory. > It is pussible to need a ROM but not possible to write new data into it.
-> It is pussible to need a ROM but not passible to which here -> It is pussible to need a ROM but not passible to which here -> The advantage of ROM is that the data or program is permanently -> The advantage of ROM is that the data or program is permanently memory.
> The advantage of ROM is that the data or program is harry memory. in main memory and need never be loaded from a Recondary memory.
in main memory and need never be chased from the chip, with the data > A ROM is created like any other integrated circuit chip, with the data > A ROM is created like any other integrated circuit chip, with the data
> A ROM is created like any other integration process. actually wined into the chip as part of the fabrication process.
actually wined into the chip is presented no. of ROMS with a particular programmable ROM: - when only a small no. of ROMS with a particular cike ROM
the beam is nonvalaticle and must be and the
- The marchill programmable head - only memory is read in
include a laderholdy, at poor Houser, before a write openation, and the
stonage cells must be erased to the same initial state by euposure of
EEPROM : - This is a nead-mostly memory that can be written into at
any time without ensing prior contents only hytes address are updated.
The write openation takes considerably linger than the need openation,
on the order of Revenal hundred microseconds per hyte.

AUXILIARY MEMORY : - Devices that provide backup storage are called auxilitary memory. The most common devices used in computer listens are magnetic dieks, magnetic tapes, hard dieks, floppy dieks etc. > They are used for storing kustern programs, large data villes and other backup information. The memory hierarchy luttern consists of all stonage devices employed in a computer suffer From the Slow but high - capacity auxiliary memory to a relatively faster main min Memory Hileranchy :-



(memory thenanchy in a computer buttery)

Sometimes used to increase the speed of processing by making current programs and data available to the cpu at a napid nate. -> The cache memory is employed to compensate the mismatch in openating speeds of main memory access time and processor logic. > It is a entremely fast memory whose access time is close to processor legic clock eyele time.

> The cache is used for storing hegments of programs currently being executed in the CPU and temponary data frequently needed in prejent calculations.


Description: - (Memory Hierarchy) The I/o processor manapes data transfer between auxiliary memory and main memory and the cache organization is concerned with the transfer of information between main memory & cpu-Each involved with a different level in the memory hieranchy suffern. > Auxiliary and cache memories are used for different purposes. -> The cache holds three parts of the program and data that are most heavily used, while the auxiliary memory holds those parts that are not meeterfuly used by the cpu.

Auxidiary memory (magnetic dieks)

A magnetic dire is a circular plate constructed of metal or plastic coated with magnetized material.

> Both sides of the dick are used and leveral dicks may be stacked on the spindle with read/write heads available on each surface.

All drens votate together at high speed.



> Another common realance is a bidinectional data bus that allows both nead and write openation beforeen memory and cpu. > A bidimeetional bus can be constructed with three_state buffers. A three-state putter output can be placed in one of three presible states. a signal equivalent to logic 1, signal equivalent to logic 0, or & high impedance state. The logic 1 and 0 are normal signals. > The high impedance state behaves like an open circuit, which means the the output does not carry a signal and has no logic significance. > The capacity of the memory is lag words of 8 bits per word. This requires a 7-bit address and an 8-bit bidimeetional data bus. -> The need and write inpuls specify the memory openation and the two chins relect (CS) control inputs are for enabling the chip. > The unit is in openation only when es 1=1 and es 2 = 0. > It the chip relect inputs are not enabled or it they are enabled but the nead or write are not enabled, the memory is inhibited and its data has is in a high-impedance state--> when cs1=1 and csq =0 and we input is enabled, the memory Atomes a byte from the data bus into a location specified in address. -> when the RD input is enabled, the content of the released byte is placed into the data hus. ROM CHIP :- A ROM chip is organized externally in a similar manner. However, since a ROM can only need, the data hus can only he in an output mode. > For the same-size chip, it is passible to have more bits of ROM than of RAM, because the internal binary calls in ROM occupy less space than in RAM. > The nine address lines in the ROM ehip specify any one of 512 hypes stoned in it. The two chip scheet inputs must be cs1 =1 and cs3 =0 For the unit to openate. Otherwise, the data has is in a high-impedance state -> There is no need for a nead/ write control because the unit can only need. Thus when cs1=01 and cs2=0 the hype beleefed by the address lines appears on the data hees. Cache memory : - Analysis of a large number of typical programs has shown that the references to memory at any given interval of time tend to be contined within a tew localized areas in memory. This thenomenon is known at the property or locality of nepercarce. -> From this property we can find that over a short internal of time, the addresses generated by a typical program never to a few localized areas of memory neperfedly, while nept of memory by accelled relatively infrequently. > IF the active portions of the program and data are placed in a part small memory, the average memory access time can be meduced, thus reducing the total execution time of the program.

> such a past small memory is reperied to as a cache memory, it is placed between the cpu and main memory. > The cache memory access time is less than the access time or main memory. The cache is the fastest component in the memory hieranchy. The most prequently accepted instructions and bata are there in cache memory. > when the cpu needs to access memory, the cache is examined. It the word is Found in the cache, it is nead from the part memory. It the word is not found in cache then the main memory is accessed to need the word. A block of words containing the one just accelled is then transferred from main memory to cache memory. -> The performance of cache memory is prequently measured in terms of a amanfity called hit ratio. when the chu neters to memory and finds the word in cache, it is haid to produce a hit. If the word is not found in cache, it is in main memory and it counts as a miles. -> The ratio of the number of hits divided by the total epu references to memory (hits plus mileres) is the hit ratio. -> The basic characteristic of cache memory is its fast access time. Therefore, very little or no time must be wasted when scarehing for words in the cache. -> The transformation of data from main memory to cache memory by neterned to as a mapping process. -> Three types of mapping procedures are generally used. * Direct mapping * let-associative mapping. * Associative mapping Associative mapping: - EVIT CPV main memory cache memory K 32KX12 Here the main memory can store Bak words of 12 bits each. The cache SIdXId is capable of storing 512 of these works at any given time. For every word stoned in cashe there is a duplicate copy in main memory. The epu communicate with both memories. It first lends 15-bit address to cache it there is a hit, the cpu accepts the 12-bit data from the cache. IF there is a mores then the epu peaks the word from main memory and the word is then transferred to the cache. * The factest and most flexible cache organization uses an associative memory. The accordative memory stones both the address and content of the memory word. This permits any location in cache to store any word from main memory. CPV address (15 bits) Argument negleter > The address value of 15 bits by shown as a fine digit octal no. and - data-- Add wees -> its cornegending ta-bit word is 3450 01000 shown as a four light octal number. 6710 12777 -> A CPU ma aldress of 15-bits is placed in the angument negreter and the associative memory is scarched for C Attociatine mapping cache a matching address.

→ IF address is found then the converponding 11-bit data is nead & send to the cpu. IF no match occurs, the main memory is accepted for the word. → The address-data pair is then transformed to the associative case memory. → IF the cache is full, an address-data pair must be displaced to make room for a pair that is needed and not presently in the cache. → The decision for neplacement is done by replacement algorithms. DIRECT MAPPING :- Bbits → I digit in octal 15 bits → Sdigits in octal

6 bits 9 bits fag Inden	int it have been and		horegal .	
00 000 Bakxia Octal Main Mermory	000 STAXIA cacle menory Add = 9 bits date=1a 777 (octal Addness)	1 16 1 6 m 14 1 142		
Address Address=15 Data=12 77 777	M. Address premory data 00000 1220	Index address 000	Taf 00	Data 1220
In this type of napping epu address of 15-bits divided into two fields. The nine least significant	00777 <u>2340</u> 01000 <u>3450</u>		11 11 11	

02777 6710

(main memory)

02 6710

(cache Memory)

the

 \rightarrow

bits constitute the index field

constitute the tag tould.

and the remaining 6 bits

→ The main memory uses the address having both tag and index field. → The no. or bits in the index field is equal to the number of address bits nequined to access the cache memory. → Each word in cache consist of the bala word and its associated tag. → when epu generates a memory nequest, the index field is used for the address to accus the cache. The tag field of the epu address is compared with the tag in the word nead from cache. If two tags match, there is a hit and the desired data word is in cache → if there is no match, there is a miss and the nequined word is nead from main memory. It is then stoned in the cache together with the new tag, replacing the provious value.

SET-ASSOCIATIVE MAPPING :-> Direct mapping has one directuantage that two words with the same index in their address hut with different total values cannot reside in cache memory at the same time. > A third type of cache organization, called set -associative mapping is an improvement over the direct mapping organization. > Here each word of cache can store two or more words of memory where the same index address. > Each data word is stored together with its tag and the no. of + tag - data items in one word of cache is said to form a set.

-> when you prevenates a memory rulex Tax data. Tax, data
" nequest, the index value of the and all 3450 02 5670 :
allower by week to accel the cash.
address is compared with both
tage in cache to determine
it a match occurs.
if a match occurs. The comparison logie is done 777 02 6710. 00 2340 by an associative leanch of the tags in the let thus the name comes is set-accordative".
in pomer in the
tags in the let thus the name is lat size increases.
tags in the let thus the name contract size increases. The hit natio will improve as the set size increases.
VIRTUAL MEMORY : - portions of a program or defa are brought into VIRTUAL MEMORY : - portions of a program or defa are brought into
VIRTUAL MEMORY : - portions of a program of addition memory by a main memory as they are needed by the cpu. virtual memory by a
main memory as they are needed by the cpo. Virtue permit the user to concept used in some large computer busterns that permit the user to
equal to the totality of auxiliary memory.
A share a share we we the share of the
-> virtual memory is also to find their disposal, even though
have a very far the for the start of the sta
the computer actually has a reliance of the for thanglating
> A vortual mentions have in the main many locations.
program-generated addresses the correct much and procufed in the CPU.
Advess space and memory mare; - An address used my a programme
1. OD P
-> An address in main memory is called a location or physical address.
-> An address in forefiers is called the memory space-
The set of rule soldiers and memory spaces are identical.
-> An address in main memory by called a location or physical address. The set of buch locations is called the <u>memory space</u> - > In most computers the address and memory spaces are identical. > The address space is allowed to be larger than the memory space
The stand that is a supported to the stand the
A HAAR MITH WATCHER MAR MIDEL
I I MANDER USING USING THE PRIME WE MANDER IN CALLON LATO
is is equal fire called blacks which many thank that a to the
- form agone weleng to ground of address space of the name since
The same to the anganization of address space whill a block
> The prigrams are also considered to be split into pages. portions of programs are moved from auxiliary memory to main memory to programs are moved from auxiliary memory to main memory to necords equal to the size of a page. The term page frame is
> The prigrams are also considered in manary to main memory to
programs are moved from acculation memory to many memory
necords equal to the size of a pape. The terms page that is
sometimes used to denote a block.
The managing from add nell space to memory space is to see
numbers : a page number address and a since within the right.
a mall compate i a worked memory suffer is a combination of
is to had avered. The management for suffer nandres
all the s/w openations for the efficient utilization of memory
Space.

> It must decide (1) which page in main memory ought to be removed to make room for a new page. (2) when a new page is to be transformed from auxiliary memory to main memory. (3) where the page is to be placed in main memory. > when a program starts execution, one or more pages are transformed into main memory and the page table is set to indicate their position. The program is executed from main memory with it altempts to netenance a page that is still in auxiliary memory. This condition

14 called page fault.

→ when pape fault occurs the execution of the precent program is superiled until the required pape is brought into main memory. → IF main memory is full, it would be necessary to remove a page From a memory block to make room For the new pape.

> The policy for chossing papes to remove is defermined from the replacement algorithm that is used. The goal of a replacement policy is to try to remove the page least likely to be referenced in the immediate future.

Page replacement Algorithms: -

FIFO (First-in, First-out): - The FIFO algorithm Releasts for replacement the pape that has been in memory the longest time. Each time a pape is loaded into memory, its identification number is pucked into a FIFO Stack.

→ FIFO will be fall whenever memory has no more empty blocks. When a new page to required to be loaded then the page least recently brought in by nemoved. The page to be removed can be easily determined because its identification normher is at the top of the FIFO Stack. It is easy to implement but it has the disadvantage that under certain conditions pages are removed and loaded from memory too frequently.

LAU Cleast recently used): - It is difficult to implement but has been more altractive on the assumption that the least necently used page is a better candidate for removal than the least neintly loaded page as in FIFD.

-> It can be implemented by associating a counter with every page that is in main memory. When a page is meterenced then its associated counter is set to zero.

> At fixed intervals of time, the countery associated with all paper prepently in memory are incremented by 1. The least recently used pape is the pape with the highest count.

→ The counters are also called <u>aging registers</u>, as their count indicates their age, that is, how long ago their associated pages have been referenced.

Charles (en 1 he with the

INPUT/OUTPUT ORGANISATION chapter -4

Poripheral Devices The input-output funestitem of a computer, referred to as I/o, provides an efficient mide of communication befaleen the central suctem and the subside environment. -> The most semillour means of entering information into a compater by through a key-board that allows a person to enter alphanumeric information direchly--> Devices that are under the dimeet control of the computer are said to be connected on-line. These devices are designed to read information info or out of the memory with upon command from the cov and are considered to be part of the total computer hutem. -> Input or output devices attached to the computer are called peripherals. -> peripherals that provide auxiliary stonage for the suggestic divers and tapes periphenals are electromechanical and electromagnetic Levices of some complexity. Monitor and Keyboard : - video monitors are the most commonly used peripherals They considers of a keyboard of the input device and a display unit of the subput device. The most popular monitor is a CRT monitor. -> The CRT contains an electronic gan that leads an electronic hears to a screen in front of the tube. The hear ear he deflected > To produce a paltern on the screen a grid insite make it glow at Releated spots. A chanacteristic reature of displace devices is a cursor that marks the possition in the geneen where next chanacter will be impro -> The diglay terminal can openate in a fingle-chanacter mode where all characters entered on the senger through the neyboard are transmitted to the computer simultaneously. -> In the block-mode, the edited text is first stoned in a local memory Inside the terminal. The text is transferred to the computer of a block of the printer : - printers are most common output device. It provides a permanent necord on paper of computer subjut date is text. The printed subjut ane known as hard capy. There are three basic types of character printers Those are dategoheed, dot-matrix and laser printens. -> The dereywheel printer contains a wheel with the changefors placed along the circumfenence. To print a character, the wheel rotates to the proper position and an energized magnet then precises the letter against > The lot matrix printer contains a let of dots along the printing mechanism. For e.g. a SXF dot matrix printer that prints 80 characters per line has leven horizontal lines, each considering of > The later printer uses a rotating photographic drum that is used to imprive the character images. The fattern is then transformed onto gaper in the lame manner as a copying machine. * other inputs and output devices encountered are plotter, scanner, jourtice bar code neader, offical and magnetic character neadens etc.

Input - Output Interrace : - Input - output interrace provides a method for transferring information between internal stonage and external I/o devices > peripherals connected to a computer need special communication links For interfacing them with the CPU. The purpose of communication link is to necolive the differences beforeen the peripheral and cpv.


* periphenals are electromechanical and electromagnetic devices and The major differences are : their manner of openation is different from the openation of the cpu. The data manefor rate of periphenals is usually slower than

the transfer rate of cpv.

Data codes and formats in periphenals differ from word format

* The openating modes of pertphenals are dippenent from each other and each much the controlled so as not to disturb the openation of

other periphenals connected to the cpu. > To resolve these differences, computer sufferns include special how components between the CPU and periphenals to supervise and synchronize all input and output transfers. These components are called interface units because they inforface between the processor bus & the peripheral device. The Bus and Interface Modules



-> The I/o bus consists of data lines, address lines and control lines. The magnetic links, printer and terminal are employed in practically any peneral surpose computer. The magnetic tape is used in some computers

> Each peripheral device is associated with an inforface unit. Each interface decides the address and control received from the I/o hus, interprets them for the peripheral and provides signal for the

> It also synchropizes the deta flow and supervises the transfer between portphenal and process or Each periphenal has its own contrabler that openates the particular electromechanical device. controller may be housed lepanately or may be physically inpegnated ~


> The Ho has from the processor is ablacked to all peripheral inferfaces. > To communicate with a particular device, the proceedor places a device " address on the address lines. Each interpace abtached to the t/o mus contains an address decoder that monitory the address lines. - when the interface detects its own address, it activates the path petoceen the bus lines and the device that it controls. I/o command : - The interface selected neeponds to the function code and proceeds to execute it. The function code is referred to as an I/o command and is in exence an instruction that is executed in the interface and its allacked periphenal unit. There are y types of commands that an inferface may neceive. They are classified as contral, status, deta input and data subput. contral command : - A control command by bened to activate the peripheral and inform it what to do. The particular control command never depends, on the peripheral. status command : - A status command is used to test various status unditions in the interface and the peripheral. deta input : - A data input command is the opposite of data output. In this case the interface neceives an item of data from the peripheral and places it in its huffer negleter. The interface places the data on the data lines 1 where they are accepted by the processor. data output : - A data output command causes the inferface to neepond by transferring date from the hus into one of its negrifers. The inforface neglade to the address and command and transfers the information from the data lines in the has it its huffer regreter. The interrace then communicates with the tape controller and sinds the data to I/o vegas nemory Bus : In addition to communicating with I/o, the processor must communicate with the memory unit. Like the I/o bus, the memory bas contains data, address and nead/write control lines. There are three would that computer buces can be used to communicate with memory & T/1. 1. We two deparate huses, one for memory and the other for I/o. 2. vie one common bus for both memory and I/o but have reparate 3. Use one common his for memory and I/o with common control lines. IDP (input-output processor): In the First method, the computer has independent here of data, address and control buses, one for accessivy memory and the other for I/o. This is done in computers that provide a leparate I/o > The memory communicates with both the cpu and the IOP through a memory hus. The IOP communicates also with the input and output Levices through a Reparate t/o hus with its own address, data & control lines > The purpose of the IOP is to provide an independent pathway for the transfer of information between expernal devices and internal memory. -> The I/O processor is sometimes called a data channel. Isolated veneus memory-mapped I/O: - Many computers was one common bug to transfer information between memory or I/0 and the CPU. The a transfer information a memory transfer and I/o transfer is made through adultinction between a memory transfer and I/o geparate read and write lines


The I/o need and I/o write control lines are enabled during an I/o transfer. The memory nead and memory write control lines are enabled turing a memory transfer. This configuration replates all I/o inferface addresses from the addresses assigned to memory is referred to as the isolated I/o method for assigning addresses in a common bug. ISOLATED IN: In the replaced the configuration, the epu has diretinet input and output instructions, and each of these instructions is associated with the address of an interface negligter. - when the cpu fetches and decodes the operation code of an input or output instruction, it places the address associated with the instruction into the common address lines. > At the same time, it enables the I/o nead or I/o write control lines. > This informs the external components that are allached to the common bus that the address in the address lines is for an interface register and not for a memory word. > on the other hand when the epu petches an instruction or operand From memory then it places a memory address on the address lines and enables the memory need or write control line. This informs the external components that the address is for a memory word. > The Holated I/o method Holates memory and 210 addressed & that memory address values are not affected by interface address designment lince each has its own address space. Memory-mapped I/o : Here the same address space is used for both memory & I/o-This is the case in computers that employ only one set of read and write signals and do not diletingwith between memory and I/o addresses--> This configuration is neterned to as memory-mapped sto > The computer treats an interface negliter as being part of the memory hutem. > In a memory-mapped I/o organization there are no specific input or subjut inspractions. The cpu can manipulate I/o data meriding in interface negleters with the same instructions that are used to manipulate memory words > Each interface is organized as a let of negliters that negood to need and write requests in the normal address space. -> Typically, a segment of the total address space is neverned for interface negliters, but in general, they can be located at any address as long as there is not also a memory word that nessons to the same address. -> computers with memory-mapped I/o can use memory-type instructions to access 1/0 data. It allows the computer to use the same instructions For either input - output transfers or for memory transfers. > The advantage is that the load and store instructions used for reading and writting from memory can be used to input and output data from I/o negleters. Alynchronous Data Transfer: The informal operations in a digital lystem are inhronized by means of clock pales supplied by a common pulse

quenerator. clock pulses are applied to all regreters with in a unit and

all data transferrs among internal neglistent occur simultaneously.	
The write, buch as a could an it a strange and and it is a first and and and and the strange and and and the strange and and the strange and and the strange a	
- Two writs, tuch as a cpu and an I/o interface are designed independently	1
or a cach other. If the negligens in the inferrace thank a common	
clock with the cpu negliters, the transfer between the two units is said to be synchronous.	
> In most cases, the internal timing in each unit to independent from the other in that each uses its own private clock for internal negliters	
the other in that each west its own provate clock for internal negriters	1
In that call, the two units are baid to be asynchronous to each other.	
This approach by widely used in most computer success.	
> Asynchronous data transfer between two independent units negacines	1
that control signals he transmitted between the communicating units to indicate the time at which data is heing transmitted. One way	
to indicate the time at which data M heing thansmitted the way	
of achieving this is by means of a stroke pulse supplied by one	
of the units to indicate to the other unit when the transfer has to oc	
-> Another method commonly used is to accompany each data item	
being maniferred with a control signal that indicates the	
of defa in the hus.	
a second a second a second well with another control	
a a channed and ware of the data . In the	
befullen two machenality whits is refer.	
> The segmence of control during an aquache unous transfer defends on whether	
the transfer is initiated by the source or by the destination with between	
-> The timing diagram shows the timing velationship that much east	
the transfer is initiated by the source or by the certification with The timing diagram shows the timing velationship that must exist between the control signals and the data in the buges.	
the control signals and the data on the prices STROBE CONTROL: The strobe control method of auguehrenous date transfer employs a single control line to time each transfer. The stroke may be employs a single control line to time each transfer. The stroke may be	
employed a single control line to time each transfer me his	
a build by either the succession	
Tota void date	
	8
Beurce stroke Defination stroke (timing diagram)	
Block diag	
(Block diagram) (Block diagram) (Bource-initiated stroke for bate transfer) (Bource-initiated stroke for bate transfer) (Bource-initiated stroke for bate transfer) (Bource-initiated stroke for bate transfer) (Bource-initiated stroke for bate to the source undt to the destination unit. Typically, the bus has multiple likes to transfer an entime destination unit. Typically, the bus has multiple likes to transfer an entime	
. I have the binary information from source and to the	
-> The data bus carries the bus has multiple likes to transfer any the	
destination with the stand of the stand when a	
 The data bus carries, the bus has multiple likes to the data bus destination unit. Typically, the bus has multiple likes to the data bus then a but or word. The stroke is a single line that informs the destination unit when a The stroke is a single line that informs the destination unit when a valid data word is avilable in the hus. valid data word is avilable in the data on the data bus then after some time time unit first places the data on the data bus then after some time. 	
> The stroke of a avilable in the hus.	
valid data word is avilable in the hus. valid data word is avilable in the data on the data hus then after some time The source unit first places the data on the data hus then after some time The source unit first places the data on the data hus then after some time the source unit first places the data on the data hus then after some time	-
The source unit first places the and the stroke signal remain in the the source activates the stroke pulse. The source activates the stroke and the stroke signal remain in the	100
the source action on the data hus and the strate signation unit	
> The information enclopent time period to allow the over	1 j
to receive the data.	
> after the develoation unit uses the faturing ease of the informal negliting	24
active state for a sufficient to neceive the data, to neceive the data, the palling edge of the stroke pulse to then the destination with uses the falling edge of the stroke pulse to transfer the conferts of the data buy into one of its infernal negisters transfer the conferts of the data from the buy a briter period after it	14.
> The lource remains he is a will be aviable only of	in
> The source removes the data from the hus a priet period will be avilable only at disables its stroke julce and new valid data will be avilable only at the stroke is evabled again.	-
31	

autination-initiabed : In this case the deprination unit activates the strate pulse,
informing the source to provide the data.
informing the source to provide the data. The source wit responds by placing the requested binary information
PO the data but i
Data Evalid dala
Source date hus Delitration stroke [unit line wit]
(Block diagram) (Timing diagram)
(Block diagram) (Toming aingrein)
Destination - initiated stroke for data more
The fource and newponds by placing the negrected binary information on the data but The data much be valid and nemiain in the bus long
on the data but. The data much he valid and remain in the bus long
enough for the destination to accept it.
→ The falling edge of the stroke pulse can be used again to → The falling edge of the stroke pulse can be used again to trigger a destination negreter. The destination wit then disables the stroke. The source removes the data from the bus after a predefermined
the strate The source removes the data from the bus after a predefermined
time inferval.
In many computers the stroke palse is actually controlled by the clock pulses in the CPU. The CPU is always in control of the huges and
pulses in the CPU. The CPU is always in control of the muses and
informs the external units how to transfer data. * The transfer of data between the cpu and an inferface unit is similar * The transfer of data between the cpu and an inferface and an
* The transfer of data between the cpu and an inferrace and an to the stroke transfer. Data transfer between an inferrace and an to the stroke transfer. Data transfer between or bandshaking likes.
to the stroke transfer. Data transfer between an indicating likes. I/o device is commonly controlled by a set of handshaking likes.
HANDSHAKING: The disadvantage of the stroke method is that the source with that initiates the transfer has no way at knowing whether the destination unit
has actually received the data item that was placed in the buy.
-> similarly, a destination unit that initiales the transfer has no way of marwing whether the source unit has actually placed the data on the hug.
> The handehake method solves this problem by introducing a second
a loss that provided a nearly to the unit that initiated the man for
Principle : (Rource - initiated) Data hug
Source Data valid Destination
Source Date valid Deptination
(a) <u>Block diagram</u>
The second s
Date bus (< valid date >)
pale valid 15 52
Data accepted I G
(b) (Timing diagram)
a low is in the same Almostion as the data flow in the
-> Here one control line is in the same dimention as the data flow in the
buy from the source to the destination. It is used by the source unit to inform the destination and whether
-> It is used by the source and in the bus. The other control line is in the
There are this a





& In avenchronous transmotection, binary information is sent only when it Is available and the line nemains talk when there is no incormation to be transmitted. > with this technique, each character consists of three parts , a start bit, the character bits and stop bits. 0 0 0 1 0 11 - top -. . . ____ character bits -C Alunchronous certal transmiteston) -> At the 1-state the transmitter nexts and no characters are transmitted. -> The simil bit, called the spart bit is always 0 and is used to indicate the beginning of a chanacter. The last bit called the stop -> A transmitted character can be detected by necetver From knowledge 1. when a character is not being dent, the line is kept in the 1-state. of transmission rules: a. The initiation of a character transmittion by detected from the start bit, which is always 0. 3. The character bits alwass follow the start bet. . 4. After the last bit of the chanacter is transmitted, a stop bit is detected when the line veturns to the 1-state For at least one bit time. -> using these rules, the neceiver can befact the start bit when the line goes From 1 to 0. A clock in the receiver examines the line at proper bit times. -> The necessary knows the transfer rate of the bits and the no. of character -> after the chanaefer bits are transmitted, one or two stop bits are sent. The stop bits are always in the 1-state and sugnity the idle or wait state. -> some alder electromechanical terminals use two stop bits but never terminals we are stop bit. The line remains in the 1-state with another character > The band rate is defined as the rate at which herial information is transmitted and is equivalent to the data transfer in bits per second. Ten elanacteurs per second with an 11-bit format has a transfer rate of 110 band. MODES OF TRANSFER Data transfer between the central computer and I/o devices may be headled in a vardety of modes. Some modes use you as an intermediate path others transfer the data dimeetly to and from the memory unit. -> Data transfer to and from periphenals may be handled in one of three presible modes . 25. 1× 3 4 1 1 1 * programmed I/0 ALCONT OF ALL Er (A St. Tr. Autophy and and * Interrupt - initiated I/O 10 18 1 11 Direct memory access (DMA) Programmed I/O : programmed I/o openations are the necult of I/o instructions written in the computer program. Each data item transfer is initiated by an instruction in the program. > usually, the transfer is to and from a cpu register and peripheral. > other instructions are needed to transfer the data to and prom epu and memory.


3

> Once a data transfer is initiated, the epu is negrecined to monitor the interface to see when a transfer can again be make. It is done by the programmed instructions executed in the epu.

> In the programmed I/o method, the I/o derice does not have direct access to memory.

> A transfer from an I/o device to memory nequines the execution of reveral instructions by the CPU, including an input instruction to transfer the data from the device to the CPU and a store instruction to transfer the data from the CPU to memory.

Example: Here the device transfers buttes of data one at a time as they are avilable. When the butte of data is avilable, the device places it in the I/o bus and enables its data valid line.



F = flag bit

Data transfer from I/o device to CPU

-> The interface accepts the but into its data negleter and enables the data accepted line. The interface then lets a bit in the status negliter that will meter to as an F or uplage bit.

> A program is written for the computer to check the filey in the status neglicity to determine if a hyte has been placed in the data negotier by the I/o device.

> This is done by nearing the status negister into a cpu register and checking the value of the flag bit. If the flag is equal to 1, the cpu nears the data from the data negister.

-> The flag bit is then cleaned to 0 by either the epu or the interface. Once the flag is-cleaned , the interface disables the data accepted line and the device can than transfer the next data hype.

> The transfer of each but mequines three instructions.


1. read the status register.

d. check the status of the flag bit and branch to step it not lef or to step 3 if set.

3. head the data negliter.

-> Each mute is read into a epu negliter and then transferred to memory with a store instruction.

> The programmed I/o method is particularly weeful in small how-speed computors or in hurterns that are hedicated to monitor a herice continued > The disperance in information transfer nate between the cpu and the I/o herice makes this type of franker inefficient.



Interrugt - Initialed I/O: An alternative to the CPU constantly monitoring the flag is to let the interface inform the computer when it is nearly to transfer date. -> This mode of transfer was the interrupt pacifity. while the CIU is running a program, it does not check the flag. However, when the flag is let, the computer is momentarily interrupted from proceeding with the current program

and is informed of the sack that the flag has been let. > The CPU then deviales from what it is doing to take save of the input at output transfer. After the transfer is completed, the computer netering to the previous program to continue what it was boing before the information > The epu mesponds to the interrupt signal by storing the repurs address From the program counter into a memory stack and then control branches

to a service routine that proceedes the required I/O transfer. > Two types of interrupts are there vectored Interrupt and Non-vectored interrupt. In a nonvectored interrupt, the branch address is assigned to a

> In a vectored interrupt, the source that interrupt's hupplies the branch information to the computers This information is called the information SOFTWARE CONSIDERATIONS ! Mong with the hardware a computer much also

have sufficience realized for controlling peripherals and for transfer of data between the processor and peripherals.

> I/1 routing must true control commands to activate the pripheral and to cheek the device status to determine when it is nearly for data transfer.

> In interrupt-controlled transfers the 1/0 3/00 much verse commands to the peripheral to interrupt when nearly and to service the interrupt when it occurs. > spus control of input - output corridoment is a complex undertaking. For this reason to routines for standard peripherals are provided by the manufacturer

as part of the computer suction.

5

> They are usually included within the operating suffers.
PRIORITY THITE PRIVATE and brances between the case and an I/A device by
initiated by the CPU. However, the CPU can't start the transfer unless the device is neady to communicate with the CPU.
the device is neady to communicate with the CPU.
The weather of the lavice can be determined them in interest signal.
-> T. What Law AD HA I. LOWNING AUCTION OF TO COLLECT I IT INTER OF
the interpret, move to all the passibility that revenue pour as an
MODILCEL ANTONIA I AND DALLELY, TA HAVE COLE THE WHICH
decide which device to dervice first, A priority interrupt is a suffer that establishes a priority over the
> A priority interrupt is a buttern that established be derviced first when various sources to determine which condition by to be derviced first when
two or more requests arrive simultaneously.
what is a particle to conside the second and allight to report
delayed or interrupted, could have serious consequences.
delayed or interrupted, could name services as magnetic discus and > services with high speed transfers such as magnetic discus and interview with high speed transfers such as keyboards neceive low monit
-> serices with high speed transfers such as keyboards neceive low monit given high priority and slow devices such as keyboards neceive low monitor
subser a source of a pervilent the compared as the me
e has the lowing when the higher prover
POLLING: EHablishing the priority of Simultaneous interrupts can be done
by software or hardware. A palling procedure is used to identify the highest - priority source by You means. In this method there is one common branch address for all interrupts.
Sho means. In this method there is one common branch address for all
interrupts
interrupts. The program begins at the branch address and polles the interrupt sources in requence. The order in which they are treted determines the priority of and interrupt.
each interrupt.
in a marker since b tested finet, and it its interrupt dignal
is an instral branched to a lervice moutine fit this source. Underwice
the next - hower - priority source is tested and so in.
The disadvantage of s/w method is that if there are many interrupts then the time required to pold them is much more.
h/w A h/w priority-interrupt wit schefions as an overall manager in an
interrast lustern environment. It accepts interrupt requests from many lource
determines which of the incoming requests has the highest priority, and
iscues an interrupt nequest to the computer based on this determination.
-> store no polling is neguined because all the decisions are established by the hardware priority-internuct unit.
-> The hyw priority survetion can be established by either a serial or a
parallel connection of interrupt lines. The serial connection is also
known as the daily - chaining method.
A REAL PROPERTY AND A REAL

I/O INTERFACE AND BUS ARCHITECTURE

A system bus is a facet of computer architecture that transmits and shares data throughout the computer and between devices. It's the primary way for a computer to process information because it connects the main processor to all other internal hardware components of a computer.

TYPES OF SYSTEM BUS

Following are the three components of a bus: -

- The **address** bus, a one-way pathway that allows information to pass in one direction only, carries information about where data is stored in memory.
- The **data** bus is a two-way pathway carrying the actual data (information) to and from the main memory.
- The **control** bus holds the control and timing signals needed to coordinate all of the computer's activities.


Functions of a computer bus

Below are a few of the functions of a computer bus:-

- Data sharing All types of buses used in the network transfer data between the connected computer peripherals. The buses either transfer or send data in serial or parallel transfer methods. This allows 1, 2, 4, or even 8 bytes of data to be exchanged at a time. (A Byte is an 8-bit group). Buses are classified according to how many bits they can move simultaneously, meaning we have 8-bit, 16-bit, 32-bit, or even 64-bit buses.
- Addressing A bus has address lines that suit the processors. This allows us to transfer data to or from different locations in the memory.
- **Power** A bus supplies the power to various connected peripherals.

STRUCTURE OF SYSTEM BUS

A system bus is a single computer bus that connects the major components of a computer system, combining the functions of a data bus to carry information, an address bus to determine where it should be sent or read from, and a control bus to determine its operation.



System bus contains 3 categories of lines used to provide the communication between the CPU, memory and IO named as:

- **1.** Address lines (AL)
- 2. Data lines (DL)
- 3. Control lines (CL)

1. Address Lines:

- Used to carry the address to memory and IO.
- Unidirectional.
- Based on width of a address bus we can determine the capacity of a main memory

2. Data Lines:

- Used to carry the binary data between the CPU, memory and IO.
- Bidirectional.
- Based on the width of a data bus we can determine the word length of a CPU.
- Based on the word length we can determine the performance of a CPU.

3. Control Lines:

- Used to carry the control signals and timing signals
- Control signals indicates type of operation.
- Timing Signals used to synchronize the memory and IO operations with a CPU clock.


BASIC PARAMETERS IN BUS DESIGN

Bus Width

The width of the data has an impact on system execution. The wider the data bus, the higher the number of bits moved at one time. The width of the address bus has an impact on system capacity, that is, the wider the address bus, the higher the dimension of locations that can be referenced.


Timing


Timing defines how events are integrated on the bus. With synchronous timing, the circumstances of events on the bus are persistent by a clock. The figure shows the timing diagram for a synchronous read operation.



With asynchronous timing, the circumstances of one event on a bus follows and are based on the circumstances of a previous event. In this example, the CPU places address and read signals on the bus.

After pausing for these signals to maintain, it declares an MSYN (master sync) signal. It indicating the presence of valid current address and control signals. The memory module responds with data and an SSYN (slave sync) signal, indicating the response.





SMALL COMPUTER SYSTEMS INTERFACE (SCSI)

A small computer systems interface (SCSI) is a standard interface for connecting peripheral devices to a PC. Depending on the standard, generally it can connect up to 16 peripheral devices using a single bus including one host adapter.

SCSI is used to increase performance, deliver faster data transfer transmission and provide larger expansion for devices such as CD-ROM drives, scanners, DVD drives and CD writers. SCSI is also frequently used with RAID, servers, high-performance PCs and storage area networks SCSI

has a controller in charge of transferring data between the devices and the SCSI bus.

It is either embedded on the motherboard or a host adapter is inserted into an expansion slot on the motherboard. The controller also contains SCSI basic input/output system, which is a small chip providing the required software to access and control devices.

Each device on a parallel SCSI bus must be assigned a number between 0 and 7 on a narrow bus or 0 and 15 on a wider bus. This number is called an SCSI ID. Newer serial SCSI IDs such as serialattached SCSI (SAS) use an automatic process assigning a 7-bit number with the use of serial storage architecture initiators.

SCSI WORKING PRINCIPLE

To implement SCSI on a system, you use a SCSI adapter to interface with the system bus, suitable SCSI devices such as SCSI hard drives, SCSI cables to daisy-chain the devices, and SCSI terminators for the ends of the bus. Each device on a SCSI bus must have a SCSI device ID number assigned to it, allowing SCSI to be used for daisy-chaining a number of devices together on a single parallel bus. You can change SCSI IDs by using dip switches or jumpers, or by using configuration software.

SCSI devices come in two basic types:

- Single-ended devices: Use one data lead and one ground lead to establish single-ended signal transmission over the bus. This type of device is more prone to the effects of noise and is less forgiving of cable lengths beyond specifications.
- Differential devices: Use two data leads, neither of which are at ground potential. These devices are generally more expensive but are resistant to the effects of noise and can often function over distances that exceed the SCSI specifications.

Universal Serial Bus (USB)

A Universal Serial Bus (USB) is a common interface that enables communication between devices and a host controller such as a personal computer (PC) or smartphone.

It connects peripheral devices such as digital cameras, mice, keyboards, printers, scanners, media devices, external hard drives and flash drives. Because of its wide variety of uses, including support for electrical power, the USB has replaced a wide range of interfaces like the parallel and serial port.

A USB is intended to enhance plug-and-play and allow hot swapping. Plug-andplay enables the operating system (OS) to spontaneously configure and discover a new peripheral device without having to restart the computer.

As well, hot swapping allows removal and replacement of a new peripheral without having to reboot.

There are several types of USB connectors. In the past the majority of USB cables were one of two types, type A and type B.

The USB 2.0 standard is type A; it has a flat rectangle interface that inserts into a hub or USB host which transmits data and supplies power. A keyboard or mouse are common examples of a type A USB connector.

A type B USB connector is square with slanted exterior corners. It is connected to an upstream port that uses a removable cable such as a printer. The type B connector also transmits data and supplies power.

Some type B connectors do not have a data connection and are used only as a power connection.

A Universal Serial Bus (USB) is basically a newer port that is used as a common interface to connect several different types of devices such as:

- Keyboards.
- Printers.
- Media devices.
- Cameras.
- Scanners.
- Mice.

It is designed for easy installation, faster transfer rates, higher quality cabling and hot-swapping. It has conclusively replaced the bulkier and slower serial and parallel ports.

One of the greatest features of the USB is hot swapping. This feature allows a device to be removed or replaced without the past prerequisite of rebooting and interrupting the system. Older ports required that a PC be restarted when adding or removing a new device.

Another USB feature is the use of direct current (DC). In fact, several devices use a USB power line to connect to DC current and do not transfer data. Example devices using a USB connector only for DC current include a set of speakers, an audio jack and power devices like a miniature refrigerator, coffee cup warmer or keyboard lamp.

USB Version 1 allowed for two speeds: 1.5 Mb/s (megabits per second) and 12 Mb/s, which work well for slow I/O devices. USB Version 2 allows up to 480 Mb/s and is backward compatible with slower USB devices. The first USB version 3 (USB 3.0 or SuperSpeed USB) was released in 2008, and allowed for a speed of 500 Mb/s. In 2013 and 2017, two new USB version 3 were released: USB 3.1 and USB 3.2, which allowed for 1.21 Gb/s and 2.42 Gb/s, respectively.

PARALLEL PROCESSING

Parallel processing is a method in computing of running two or more processors (CPUs) to handle separate parts of an overall task. Breaking up different parts of a task among multiple processors will help reduce the amount of time to run a program.


In parallel processing, we take in multiple different forms of information at the same time. This is especially important in vision. For example, when you see a bus coming towards you, you see its color, shape, depth, and motion all at once. If you had to assess those things one at a time, it would take far too long.

The advantages of parallel computing are that **computers can execute code more efficiently, which can save time and money by sorting through "big data" faster than ever**. Parallel programming can also solve more complex problems, bringing more resources to the table.

Notable applications for parallel processing (also known as parallel computing) include computational astrophysics, geoprocessing (or seismic surveying), climate modeling, agriculture estimates, financial risk management, video color correction, computational fluid dynamics, medical imaging and drug discovery.

LINEAR PIPELINE

Linear pipeline is a **pipeline in which a series of processors are connected together in a serial manner**. In linear pipeline the data flows from the first block to the final block of processor. The processing of data is done in a linear and sequential manner. A linear pipeline processor is a cascade of Processing Stages which are linearly connected to perform fixed function over a stream of data flowing from one end to the other. Linear pipeline are static pipeline because they are used to perform fixed functions.




Linear pipeline is a pipeline in which a series of processors are connected together in a serial manner. In linear pipeline the data flows from the first block to the final block of processor. The processing of data is done in a linear and sequential manner. The input is supplied to the first block and we get the output from the last block till which the processing of data is being done. The linear pipelines can be further be divided into synchronous and asynchronous models.

MULTI PROCESSOR

Multiprocessing, in computing, a mode of operation in which two or more processors in a computer simultaneously process two or more different portions of the same program (set of instructions).

A multiprocessor is a computer system with two or more central processing units (CPUs), with each one sharing the common main memory as well as the peripherals. This helps in simultaneous processing of programs.



There are two types of multiprocessors, one is called **shared memory multiprocessor and another is distributed memory multiprocessor**. In shared memory multiprocessors, all the CPUs shares the common memory but in a distributed memory multiprocessor, every CPU has its own private memory.

The key objective of using a multiprocessor is to boost the system's execution speed, with other objectives being fault tolerance and application matching.

A good illustration of a multiprocessor is a single central tower attached to two computer systems. A multiprocessor is regarded as a means to improve computing speeds, performance and cost-effectiveness, as well as to provide enhanced availability and reliability.

FLYNN'S CLASSIFICATION

Flynn's Classification refers to **a classification of parallel computer architectures**. Parallel computers can be classified by the concurrency in processing sequences (streams), data, or instructions from the perspective of an assembly language programmer.

M.J. Flynn proposed a classification for the organization of a computer system by the number of instructions and data items that are manipulated simultaneously.


The sequence of instructions read from memory constitutes an instruction stream.

The operations performed on the data in the processor constitute a **data stream**.

Flynn's classification divides computers into four major groups that are:

- 1. <u>Single instruction stream, single data stream (SISD)</u>
- 2. <u>Single instruction stream, multiple data stream (SIMD)</u>
- 3. <u>Multiple instruction stream, single data stream (MISD)</u>
- 4. <u>Multiple instruction stream, multiple data stream (MIMD)</u>


Flynn's classification divides computers into four major groups that are: Flynn's Classification of Computers



1) SISD (Single Instruction Single Data Stream)

Single instruction: Only one instruction stream is being acted or executed by CPU during one clock cycle.

Single data stream: Only one data stream is used as input during one clock cycle.




A SISD computing system is a uniprocessor machine that is capable of executing a single instruction operating on a single data stream. Most conventional

computers have SISD architecture where all the instruction and data to be processed have to be stored in primary memory.

- It has one instruction stream one data stream.
- It does one thing at a time.
- It has capability of manipulating one data stream at a time by executing a single instruction stream.
- Most serial computers are based on SISD.
- Instructions may get overlapped during their execution
- Most SISD computers are pipelined. For example- IBM 370 computers.

2) SIMD (Single Instruction Multiple Data Stream)


A SIMD system is a multiprocessor machine, capable of executing the same instruction on all the CPUs but operating on the different data stream.



- It has a single control unit to generate one instruction stream at a time.
- A single control unit have multiple ALUs (Arithmetic and logic units) to work on multiple data streams simultaneously.
- It has capability to execute a single instruction stream on multiple data streams.
- Its also known as vector or array processors machine.
- In <u>SIMD</u> multiple processing units are supervised by a single control unit. For example- ILLIAC-IV

3) MISD (Multiple Instruction Single Data stream)

An MISD computing is a multiprocessor machine capable of executing different instructions on processing elements but all of them operating on the same data set.




MISD computers have multiple instruction stream to execute on single data stream.

- This type of system is not to build practically, it's a theoretical approach.
- It has multiple instruction stream, which operate on sama data stream.
- The output of one processor become the input of next processor.

4) MIMD (Multiple Instruction Multiple Data Stream)

A MIMD system is a multiprocessor machine that is capable of executing multiple instructions over multiple data streams. Each processing element has a separate instruction stream and data stream.



- It has capability of performing several programs simultaneously.
- It is similar to multiprocessor, in which multiple CPUs are operating independently to be a part of large system.
- Both multiprocessor and multi computer comes under MIMD.
- When multiple SISD works together than its called MSISD, which comes under category of MIMD.
- If number of instructions are high than it's known as tightly coupled else known as loosely coupled.

For example- Cray-2 computers.